Contents

Acknowledgments . . . . *vi*
Introduction . . . . *xiii*

CHAPTER 1 **IC Development Flow** **1**

1.1 Marketing Requirement 3
1.2 Engineering Specification 4
1.3 Engineering Design/Schematic Development 4
1.4 Layout Planning 4
1.5 Layout 4
1.6 Layout Verification 5
1.7 Layout Data Fracture 5
1.8 Pattern Generation Data Design Rule Check (PGDRC) 5
1.9 Reticles 6
1.10 What Is New in the Field of Making Reticles? 7
1.11 1× Working Plate 7
1.12 Image Application 8
1.13 Wafer Probe Testing 9
1.14 Assembly and Final Test 9

CHAPTER 2 **Schematic Symbols and Conventions** **11**

2.1 Common CMOS Transistor Symbols 12
2.2 Passive Device Symbols 12
2.3 Logic Symbols 13
2.4 Input Closest to Output 14
2.5 Schematic Conventions 14
2.6 Schematic Connection Symbols 15

CHAPTER 3 **Layers and Measures** **17**

3.1 Drawn Layers 18
3.2 Major Semiconductor Layers in Cross Section 20
3.3 Measures 21

CHAPTER 4 **Field Effect Transistors (FETs)** **23**

4.1 Early On 24
4.2 How a FET Works (in Laymen's Terms) 25
4.3 Transistor Cross Section by Process Steps 25
4.4 The W and L of a FET 30
4.5 A FET as a Diode 31
4.6 A FET as a Capacitor 32



CHAPTER 5 Truth Tables 33

5.1 Implementing 1s and 0s with Switches 34
5.2 Converting Switches to Transistors 37
5.3 Creating a Complementary Circuit Using Transistors .38
5.4 Creating Truth Tables 39

CHAPTER 6 Logic to Schematic Conversion 41

6.1 Converting a Two-Input NAND Gate (2NAND) to a Schematic 42
6.2 Converting a Two-Input NOR Gate (2NOR) to a Schematic 42
6.3 More Complex Looking, but No More Difficult to Describe 43
6.4 Very Complex Logic 43
6.5 Converting Very Complex Logic to N- and P-Transistors 46
6.6 Logic to Schematic to Layout to Equation 48
6.7 More Examples of Logic to Transistor Schematic 49

CHAPTER 7 Hierarchy 51

7.1 Schematic Hierarchy 52
7.2 Layout Hierarchy 54

CHAPTER 8 Design Rules, the TDR Document, and Verifications 55

8.1 Inside the TDR: Minimum, Maximum, and Zero Tolerance Dimensions 56
8.2 Verifications and Other Special Utilities 58

CHAPTER 9 Contacts and Vias .63

9.1 Contacts 64
9.2 Vias 65
9.3 Tungsten Plug vs. Conventional Sputtered Aluminum 65
9.4 Making Reliable Connections 66
9.5 How Many Vias to Use 67
9.6 Two Vias and One Contact or Two Contacts and One Via? 67
9.7 Connecting Between Busses on Adjacent Layers 68
9.8 Filling the Intersection Between Busses on Adjacent Layers 68
9.9 Using Vias to Connect Small Lines to Large Lines . . .69

CHAPTER 10 Schematic to Layout 71

10.1 Building an Inverter in Steps 72
10.2 Building a Two-Input NOR (2NOR) Gate 73
10.3 Building a Two-Input NAND (2NAND) Gate 74
10.4 Combining Logic Functions 75
10.5 Creating Complex Logic Using Simple Logic Functions 76
10.6 Using Sticks (Stix) 84
10.7 Same Cell, Different Shape 85

CHAPTER 11 Arrayed Cells and Layout for Analog Circuits 87

11.1 A Simple Cell Design to Take Advantage of Arraying 88
11.2 Doubled Cells to Match Very Small Cells 90
11.3 Analog Circuit Layout 92

CHAPTER 12 Layout for Copper Interconnect and Deep Submicron Devices 99

12.1 Layout Using Copper 100
12.2 Deep Submicron Layout .108

CHAPTER 13 Chip, Block, and Cell Planning 117

13.1 Chip Planning 118
13.2 Block and Cell Planning .121
13.3 Cell Boundaries 125
13.4 Buss Planning 125
13.5 Routing Channel Cells 126
13.6 Transistor Area Determination 127
13.7 Approximate Block or Cell Size Determination . . .128
13.8 Planning Cells for Arraying 129
13.9 LVS and Informational Texting 132
13.10 Other Things to Consider in Block and Cell Planning 132
13.11 Planning Steps to Use at Every Level of the Hierarchy 133

CHAPTER 14 Power Distribution, Wide Metal Bussing, and Electromigration 135

14.1 Interdigitated VSS (Ground) and VCC or VDD (Power) 136



14.2 Solving the One Layer of Metal Distribution Problem 137
14.3 Power Interconnect with Multiple Layers of Metal . .138
14.4 Multiple Layers of Metal for Isolated I/O Power . . .138
14.5 Isolation Without Dedicated Core and I/O Ring Power Pads 139
14.6 Splitting Power Busses 140
14.7 Power Bussing Within a Cell 142
14.8 Connecting Common Metal Power Nodes 142
14.9 Satisfying Engineering Requirements for Power Within a String of Cells or Blocks 143
14.10 Power Bussing by Sandwiching for Added Current Carrying Capacity 145
14.11 Sandwich of Unrelated Power Busses 146
14.12 Slotting Very Wide Metal Busses (Greater Than 30µm) 147
14.13 Making Same Layer Connections to a Very Wide Metal Buss 150
14.14 Routing Very Wide Metal Busses 150
14.15 Electromigration 151

CHAPTER 15 **Interconnect and Busses 155**

15.1 Source Equals Drain 156
15.2 Special Buss Widths and Spacings 157
15.3 Clock Line Routing to Prevent Skew 158
15.4 Routing of Busses to Minimize Capacitive Coupling 160
15.5 Inputs Paralleled with Outputs 161
15.6 Shielding Important Lines 162
15.7 Use of Polysilicon for Interconnect 163

CHAPTER 16 **Legging, Layout, and Matching of Transistors 167**

16.1 Legging Transistors 168
16.2 Which Transistor Layout Is Best? 170
16.3 Placement of Transistors over Metal2 Power Busses 172
16.4 Bent Transistors 173
16.5 Sharing to the Extreme 174
16.6 Drawing Like Transistor Types Adjacent 174
16.7 Transistors with Large Ws 176



16.8 Minimizing the Output Node Area 177
16.9 Devices with Optionable Ls or Ws 179
16.10 Matched Transistors 180

CHAPTER 17 Taps, Latch-Up, and Guardrings 183

17.1 Substrate and N-well Bias Connections (Taps) 184
17.2 Latch-Up 188
17.3 Guardrings 192

CHAPTER 18 Passive Devices .197

18.1 Resistors and Resistance 198
18.2 Capacitors and Capacitance 203
18.3 Inductors 209

CHAPTER 19 Electrostatic Discharge (ESD), Diodes, and Input/Output Pins 217

19.1 Testing for ESD Protection 218
19.2 Layout for ESD Protection 221
19.3 What Can Happen if ESD Rules Are Not Adhered To? 222
19.4 Non-ESD Failures on I/O Pads 224

CHAPTER 20 Standard Cells 225

20.1 Standard Cell-Naming Conventions 226
20.2 Logics/Schematics of Common Standard Cells 226
20.3 General Guidelines for Designing Standard Cells . .228
20.4 Establishing Cell Design Parameters and Power Rails 230
20.5 Incremental Cell Widths and Possible Port Locations 231
20.6 Metal Routing Channels 232
20.7 Placing Ports 233
20.8 Following the Guidelines and Building the Cell . . .233
20.9 Real-Life Examples of Standard Cells 235
20.10 Assembly of Cells into Long Strings 239
20.11 Horizontal Cell Placement with Routing Channels 240
20.12 A Real Assembly of Cells with Auto-routed Interconnect 240
20.13 Assembly of Cells to Save Space in Large Blocks . . .243



CHAPTER 21 Fuses and Dieseals 245

21.1 Fuses 246
21.2 Dieseal 251

CHAPTER 22 Bondpads 253

22.1 Bondpad Types 254
22.2 Bondpad Spacing to Unrelated Circuitry 256
22.3 Staggered Bondpads 258
22.4 Good and Bad Bond Wire Connections 260

CHAPTER 23 Test Modules and Yield 261

23.1 Test Modules 262
23.2 Missing Die Test Module Location 263
23.3 Yield 264
23.4 What Can Cause Changes in Yield? 266
23.5 In Summary 266

Index 267
End-User License Agreement 274